


# Corsica\Gilligan - DISCRETE

VER : X02




Title			Schematic Block Diagram1
Size	Document Number	Rev	
M-08		0.1	
Date:	Tuesday, March 06, 2007	Sheet	1 of 51





## INDEX

Pg#	Description	DNI LIST
1	Schematic Block Diagram	
2	Front Page	
3-4	Merom	
5-10	Crestline	
11-14	ICH8M	
15-16	DDRII SO-DIMM(200P)	
17	Clock Generator	
18-21	VGA	
22	LCD Conn. & SSP	
23	CRT Conn	
24	SATA & IDE Conn	
25	PCCARD/Conn & 1394	
26	Express Card & Smart Card	
27	Mini Card	
28	MDC Conn.	
29	SIO (MEC5004)	
30	SIO (MEC5018)	
31	SERIAL PORT & USB	
32	Flash ROM	
33	TP,BT & FIR	
34	Switch,Keyboard & LED	
35	FAN & Thermal	
36-37	Audio CODEC(STAC9200)/Phone Jack	
38-39	LOM (BCM5752)/Switch	
40-41	Docking Conn/Q-Switch	
42	System Reset Circuit	
43-44	Battery Selector & Charger	
45	DDR2_1.8VSUS, 0.9V	
46	1.5VSUS,1.05V(VTT)	
47	1.25V,1.05VM	
48	CPU_MAX8786(3phase)	
49	D/D Power	
50	RUN Power Switch	
51	VGA DC/DC	
52	DCIN/Batt Conn.	
53	PAD& SCREW	
54	EMI CAP	


## Power &amp; Ground

Label	Pg#	Description	Control Signal
DC_IN+		AC ADAPTER (19V)	
PBATT+		MAIN BATTERY + (10~17V)	
PBATT+		SECOND BATTERY + (10~17V)	
PWR_SRC		MAIN POWER (10~19V)	
RTC_PWR3_3V		RTC & +3.3V_RTC_LDO(3.3V)	
+VCC_CORE		CPU CORE POWER (1.5V)	RUNPWROK
+15V_ALW		LARGE POWER (15V)	SUS_ON
+3.3V_RUN		SLP_S3# CTRLD POWER	RUN_ON
+3.3V_SUS		SLP_S5# CTRLD POWER	SUS_ENABLE
+3.3V_ALW		8051 POWER (3.3V)	ALWON/THERM_STP#
+5V_RUN		SLP_S3# CTRLD POWER	RUN_ON
+5V_SUS		SLP_S5# CTRLD POWER	SUS_ON
+5V_HDD		HDD POWER (5V)	+5V_RUN
+5V_MOD		MODULE POWER (5V)	HDDC_EN
+5V_ALW		LCD/CHARGE POWER (5V)	
+VDDA		AUDIO ANALOG POWER (5V)	AUDIO_AVDD_ON
+1.5V_RUN		CALISTOGA/ICH7 POWER	RUN_ON
+1.05V_VCCP		CPU/CALISTOGA/ICH7 POWER	RUN_ON
+1_8V_SUS		SODIMM POWER	SUSPWROK_5V
+1.8V_RUN		SDVO POWER	RUN_ON
+0.9V_DDR_VTT		SODIMM POWER	RUN_ON
+3.3V_LAN		LAN POWER	AUX_EN
 GND	ALL PAGES	DIGITAL GROUND	
 AGND_ISL6260		CPU GND	
 AGND_TPS51120		DC/DC POWER GND	
 AGND1		VTT POWER GND	
 AGND2		VTT POWER GND	
 8731AGND		CHARGER GND	





 <b>QUANTA COMPUTER</b>		
Title Index, DNI, Power & Ground		
Size	Document Number M-08	Rev 0.1
Date: Monday, March 05, 2007	Sheet 2 of 51	



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0




Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm ± 5%	VCCP	Place the pull-up near CPU
TMS	39 ohm ± 1%	VCCP	Within 200ps of ITP connector
TRST#	500 to 680 ohm ± 5%	GND	Place the pull-down near CPU
TCK	27 ohm ± 1%	GND	Connect to TCK pin of CPU and then connect it to FBO pin of ITP connector in daisy chain. Place the pull-down near TCK0 pin of ITP connector
TDO	51 ohm ± 5%	VCCP	Place the pull-up near ITP
RESET#	22.6 ohm ± 1% series resistor and pullup 51 ohm ± 1%.	VCCP	Connect to CPURST# pin of GMCH through the series resistor placed within 200ps of ITP connector. Place the pull-up after the series resistor from ITP connector.



DELL CONFIDENTIAL/PROPRIETARY

Title		
Merom Processor (POWER)		
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 4 of 51



DELL CONFIDENTIAL/PROPRIETARY

Title Crestline (HOST)		
Size M-08	Document Number	Rev 0.1
Date: Tuesday, March 06, 2007	Sheet 5	of 51






Santa Rosa Platform MOW WW15  
For 4Gb DRAM support,  
change Pin-BJ29 to DDR\_A\_MA14,  
change Pin-BE24 to DDR\_B\_MA14.

<15,16> DDR\_A\_MA14  
<15,16> DDR\_B\_MA14

+3.3V\_RUN  
R375 1 2 10K  
R383 1 2 10K PM\_EXTTSS0  
PM\_EXTTSS1

+1.05V\_VCCP  
R395 56 2 THERMTRIP MCH#

Layout Note:  
Location of all MCH\_CFG strap  
resistors needs to be close to  
minimize stub.



CRESTLINE\_1p0

# DDR MUXING



# CLK

# DMI


# VID

# ME

# MISC




CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default).
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIe Concurrent Operation	Low=Only SDVO or PCIe1 is operational (defaults) High=SDVO and PCIe1 are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present




# LVDS

# TV

# VGA




# PCI-EXPRESS



DELL CONFIDENTIAL/PROPRIETARY


Title	Crestline (VGA,DMI)		
Size	Document Number	M-08	Rev 0.1
Date:	Tuesday, March 06, 2007	Sheet	6 of 51

<15> DDR\_A\_D[0..63]



CRESTLINE\_1p0


<15> DDR\_B\_D[0..63]



CRESTLINE\_1p0

DELL CONFIDENTIAL/PROPRIETARY



Title		
Crestline (DDR2)		
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 7 of 51





DELL CONFIDENTIAL/PROPRIETARY

Title		
Crestline (VCC,NCTF)		
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 8 of 51











DELL CONFIDENTIAL/PROPRIETARY



Title Crestline (VSS)		
Size M-08	Document Number M-08	Rev 0.1
Date: Monday, March 05, 2007	Sheet 10	of 51




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R23, R228, R230 & R236 should equal distance to the T split trace point as R24, R229, R231 & R237 respectively. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-6 M and cap on the "N" signal for same pair.




Reserved for Intel Nineveh design.




9/20 Move from SATA port 1

Place within 500mils of ICH8 ball





XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)




ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)




DELL CONFIDENTIAL/PROPRIETARY





Title ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)		
Size M-08	Document Number	Rev 0.1
Date: Tuesday, March 06, 2007	Sheet 11	of 51





28 ICH EC SPI CLK



H. <28> ICH EC SPI DO




Place within 500mils of ICH8






Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.

LOM	REQ0	GNT0	PIRQB
1394/MediaCard	REQ1	GNT1	PIRQC PIRQD



**A16 away override strap**

Low = A16 swap override enabled
High = Default.



Add Buffers as needed for Loading and fanout concerns

Reserved for EMI.  
Place resistor and capacitor close to ICH

```

PCI_PIRQB: for LOM
PCI_PIRQC: for Media Card
PCI_PIRQD: for 1394

```

PIRQD#

\_\_\_\_\_











DELL CONFIDENTIAL/PROPRIETARY

Title	ICH8 M (USB DM/RC/IE/PC)
-------	--------------------------





Size	Document Number	Rev
------	-----------------	-----

M-08	0.1
Date: Tuesday, March 02, 2004	Sheet 40 of 54

Date: Tuesday, March 06, 2007 Sheet 12 of 51




Place these close to ICH7.






DELL CONFIDENTIAL/PROPRIETARY

Title			
ICH8-M (PM,GPIO,SMB,CL)			
Size	Document Number		Rev
	M-08		0.1
Date:	Tuesday, March 06, 2007	Sheet	13 of 51












DELL CONFIDENTIAL/PROPRIETARY


Title		
DDR2 RES ARRAY		
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 16 of 51



















- <21> XD\_CDSW#
- <21> SD\_WP#(XDR/B#)
- <21> XD\_DATA7
- <21> XD\_DATA6
- <21> XD\_DATA5
- <21> XD\_DATA4
- <21> SD\_XDMS\_DATA3
- <21> SD\_XDMS\_DATA2
- <21> SD\_XDMS\_DATA1
- <21> SD\_XDMS\_DATA0
- <21> SD\_XDMS\_CMD
- <21> XD\_WP#
- <21> XD\_ALE
- <21> XD\_CLE
- <21> XD\_CE#
- <21> SD\_XDMS\_CLK



## SD Protect







Place close to  
connector side

10/20 Update FP


Locate caps C626, C627, C628, C629 near HDD Conn.  
Length match SATA\_C\_RX0- & SATA\_C\_RX0+ within 0 mils




Only for Corsica



Only for Corsica




## SATA PWR





SATA drive vendors will use only 5V supply from the system and will derive 3.3V on the drive. If drive power goals are not achieved, drive vendors will use both 5V and 3.3V supplies from the system. Initial power saving using 3.3V from system is less than 5%.

Power Estimate:  
SATA drive power consumption estimate at  
MobileMark is 1.1W. An additional 150mW  
can be saved using Intel's IMST driver.

**ODD Connector.**




Pin.47 Cable select  
H=Slave,L=Master



Place closed to  
MOD connector





**ODD PWR**



Title			
SATA (HDD&CD_ROM)			
Size	Document Number		Rev
	M-08		0.1
Date:	Monday, March 05, 2007	Sheet	23 of 51

















Title: WWAN		
Size: VC-08B	Document Number: VC-08B	Rev: 0.1
Date: Monday, March 05, 2007	Sheet: 25	of 51

# EXPRESS+MDC




Update PN


























VGA	BID2	BID1	BID0	Board Revision
1	0	0	0	SST (X00)
1	0	0	1	Pre-PT (X01)
1	0	1	0	PT (X02)
1	0	1	1	ST (X03)
1	0	0	0	QT (A00)
1	0	0	1	RAMP-2 (A01)




	0.1
--	-----

```
<12> SPI_CS0#
<28> EC_FLASH_SPI_CLK
<28> EC_FLASH_SPI_DO
<28> EC_FLASH_SPI_DIN
```











Package 1206 for THD+N performance for Vista Logo requirements.




10/18 Change 2.2u if necessary

31

For MAX9789A, depop R505, pop R506.




### AZALIA (HD) CODEC










C304 must be 1U & Pop C320 & R200 for AD1984.

TPA6040A4 QFN 32PIN




C1425/C331 value need to match with C326/C290. This value be chosen in PT phase.










DELL CONFIDENTIAL/PROPRIETARY

Title	Azalia CODEC(STAC9205)	
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 32 of 51

## Digital Microphone & Camera




## Update PN




DELL CONFIDENTIAL/PROPRIETARY


Title		
AUDIO CONN		
Size	Document Number	Rev
M-08		0.1
Date:	Monday, March 05, 2007	Sheet 33 of 51






Refer to M07\_LOM4401\_X06 schematic.







## Power & Suspend.




## Battery status.




## BT




## HDD activity LED.






## WLAN



## Media BD



## Bluetooth



**QUANTA COMPUTER**

SWITCH & LED




Size: Document Number FM1

Date: Monday, March 05, 2007



Sheet 37 of 51





Rev 0.1

Non-iAMT




Keep Away from high speed buses






### Reserve discharge path



### Reserve discharge path









TABLE 1					
ADAPTER(W)	TRIP CURRENT (A)	PR38	PR35	PR39	**PR34
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR34 is populated if ADAPT\_TRIP\_SEL is used to program for the next lower adaptor.  
ADAPT\_TRIP\_SET is floating for the higher adaptor, grounded for the lower adaptor.



Note 2: 24.9K at PR34 allows the 65W adaptor setting to switch down to 45W.


Note 3: PR33 must be 5mOhms instead of 10mOhms for the 230W adaptor.






<b>QUANTA COMPUTER</b>	
Title	DCIN,BATT CONNECTOR
Size	Document Number FM5
Date	Monday, March 05, 2007
Rev	0.1
Sheet	41 of 51





Notes:

2. For Inspirion +3.3V\_ALWP becomes +3.3V\_SUSP.
3. For Inspirion +5V\_ALW2 becomes +5V\_ALW



Title			
1.5V,1.05V			
Size	Document Number		Rev
	FM5		1A
Date:	Monday, March 05, 2007	Sheet 43 of 51	

DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+15V\_ALW


Ton:OUT1/OUT2 Switching Frequency  
VDD 200kHz/300kHz  
OPEN (REF): 400kHz/300kHz  
GND: 400kHz/500kHz

3.3 Volt +/- 5%  
Design Current:7.18A  
Maximum current:10.25A  
OCP: 12.36A

5 Volt +/- 5%  
Design Current: 7.43 A  
Maximum current: 10.6A  
OCP: 12.96A

**Place these CAPs  
close to FETs**

**Place these CAPs  
close to FETs**



LDO = 5V (LDOREFIN = GND) or  
LDOREFIN RANGE: 0.3V to 2V  
LDO = 2x LDOREFIN

REFIN2: DYNAMIC 0 to 2V  
REFIN2 = RTC: 1.05V Fixed  
REFIN2 = VCC: 3.3V Fixed



Title	3VALW,5V,3V, power on
-------	-----------------------

Size	Docu FM5
------	-------------


Experiment Number

Rev

Date: Monday, March 05, 2007

Sheet 44 of 51

51



Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	ON
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH	LOW	HIGH	ON	ON	ON	OFF	ON
S5 (SOFT OFF) / M1	LOW	HIGH	LOW	LOW	HIGH	ON	ON	ON	OFF	ON
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

### PM TABLE

power plane State	+3.3V_ALW +3.3V_RTC_LDO +3.3V_WLAN +5V_ALW +15V_ALW	+1.8V_SUS +1.8V_LOM +3.3V_LAN +3.3V_SUS +5V_SUS	+0.9V_DDR_VTT +1.05V_VCCP +1.25V_RUN +1.5V_CARD +1.5V_RUN +3.3V_CARD +3.3V_CARDAUX +3.3V_R5C832 +3.3V_RUN	+3.3V_RUN_CARD +2.5V_RUN +5V_MOD +5V_RUN +5V_SPK_AMP +CPU_PWR_SRC +VCC_CORE +VDDA	+DC_IN +DC_IN_SS +PWR_SRC +RTC_CELL
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	OFF	ON
S5 S4/AC	ON	OFF	OFF	OFF	ON
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	ON


### PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
BCM4401B	AD16	REQ#0 / GNT#0	PIRQB
R5C833	AD17	REQ#1 / GNT#1	PIRQC: Card reader PIEQD: 1394

ICH8-M	USB PORT#	DESTINATION
	0	Right Top
	1	Right Bottom
	2	Side TOP
	3	Side Bottom
	4	Ext. USB TOP
	5	Digital Camera
	6	Express Card
	7	WPAN/Bluetooth
	8	Ext. USB Bottom
ECE 5011	9	WWAN
	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 WPAN
Lane 4	Express Card
Lane 5	None
Lane 6	None










Model	Item	Page	Date	ECN Number	Item Id	Rev.	Issue Description	
C/G DISCRETE	29	24 - 25	11/1/2006				For EMI request, add RC circuit for Mini card clk request	Add R543, C880, R186, C649, R544, C181
	30	39	11/1/2006				For +3.3V_RUN inrush current, it may over OCP ( 12.36 A )	Change PC58 from 470 pF to 6800 pF
	31	32	11/3/2006				For AP - THN+D fail, change C306, 307 to 0.033uF/16V/X7R/1206 & C326, C329 to 1uF/16V/X7R/1206	Change C306, 307 to 0.033uF/16V/X7R/1206 & C326, C329 to 1uF/16V/X7R/1207
	32	32	11/3/2006				'PO' noise in resume from S3,S4,S5	Reserved the AUD_AMP_MUTE# for 'PO' noise
	33	39 - 45	11/09/2006				PWR team updat schemtics - 11/08	
	34	17	11/09/2006				Change R44 to 2.2K per Intel recommend value.	
	35	12 - 13	11/21/2006				Due to Intel-ICH8 uses GPIO20 pin AE11 as an Internal Strapping at power up	Move PCIE_MCARD2_DET# from GPIO20 to ICH8 GPIO5/PIRQH# pin B3.
	36	13	11/21/2006				GPIO18 is default as an output at power up, it will drive 1Hz output at power up. Per Intel this GPIO could not be connected to GND	Add 4.7K series - R547 resistor to separate it
	37	32	11/22/2006				There is potential back drive from the codec DVdd back to the AVdd supply due to an internal ESD diode	add 100kohm resistor (R253) between pin 40 and +3.3V_RUN and a 1000pF cap (C643 below) from Pin 40 to ground
	38	35 - 36	11/28/2006				GG list -- COMM team request	1.Change capacitor for U5 pin 79, 94,106 (VDDIO) (C18, C16, C25) to 47pF. 2.Change those three capacitors (C27, C37,C34) to 47pF 3.Add C644 - 47pF capacitor by the pin 57 of U5 4.Change L7 to 0805 package -BK2125LM152. & C23 to 47 pF 5.Add Ferrite Bead BK1608LM152 on 1.8V to EPHY_AVDD pin 57
	39	28-29	11/28/2006				Move DOCK_SMB_PME from MEC5025 SGPIO37 to ECE5018/5011 GPIOC0.Move DOCK_SMB_ALERT# from ECE5018/5011 GPIOC0 to MEC5025 SGPIO37	DOCK_SMB_PME# should be pulled up to +5V_ALW DOCK_SMB_ALERT# should be pulled up to +3.3V_ALW
	40	24	12/01/2006				GG list -- Seperate debug port with MINI-PCI if not necessary	Add 4 0ohm resistors for these pins
	41	24 - 25	12/01/2006				GG list -- Delete decoupling cap	Delete C222 & C424
	42	39 - 45	12/04/2006				PWR team updat schemtics - 12/04	
	43	32	12/08/2006				GG List -- Change audio AMP to TI solution	1.Change codec to TPA9040A4 2.Pop R505, C619 & C614; depop R506, R504 & R497
	44	31	12/13/2006				GG List -- Change power source for LED of dash board	Change JTP1.9 from +3.3V_RUN to +5V_ALW
	45	39 - 45	12/19/2006				PWR team updat schemtics - 12/19	
	46	28	12/25/2006				GG List -- Remove EC5025 pin15 GPIO4 AUD_AMP_MUTE# circuit.	NC R538
	47	34	12/25/2006				GG List -- Add THERMATRIP_VGA# function	Pop R441,442,443 and Q35, C568 for THERMATRIP_VGA# trip.
	48	33	12/28/2006				Modify CCD power control soft start function	Change C403 , R284 connect method




QUANTA

COMPUTER

Title			EMI & Screw hole
Size	Document Number	Rev	
	C & G UMA	2A	
Date:	Monday, March 05, 2007	Sheet	50 of 51

Model	Item	Page	Date	ECN Number	Item Id	Rev.	Issue Description	
C/G DISCRETE	49	22	1/11/2006				XD card detect function error	
	50	29	1/11/2006				Base on A16 GPIO : Change net name from BID2 to CHIPSET_ID1	
	51	37	1/24/2007				Add 0ohm_NC(R571) resistor pad connected from Coex1_BT_Active_MINI to Coex1_BT_Active	
	52	32	1/24/2007				Audio solution for pass EMI 225MHz and 451MHz radiation emission test.	Added R560, R561, R562 and R563 on AUD_SPK_L1, AUD_SPK_L2, AUD_SPK_R1, AUD_SPK_R2 trace
	52	33	1/24/2007				Audio solution for pass EMI 225MHz and 451MHz radiation emission test.	Added R564, R565, R566 and R567 on AUD_LINE_OUT,AUD_HP_OUT
	53	13	1/24/2007				GG List -- CCD_ON pull down R258 100K NC.	
	54	37	2/5/2007				Blue LED brightness is too high	Change R30,R50,R75,R64 & R36 from 220 ohm to 330 ohm
	55	30	2/12/2007				Prevent SPI CLK overshoot/undershoot issue	Add C896 for RC circuit but not pop it
	56	39 - 45	2/12/2007				PWR team updat schemtics - 2/12	
	57	29	2/12/2007				GG List -- CIR function intermediate issue	ECE5021 pin7 PWRGD need to pull-down to GND with 0 ohm - Add R568 PD resistor & R569 series resistor ( NC )
	58	44	3/1/2007				PWR team updat schemtics - 3/1	
	59	17	3/2/2007				Per TDC COMM team request - Change L65 to	Fine tune 14M CLK - Change R57 from 33 to 15 ohm & L65 to BLM18SG260
	60	04	3/2/2007				Per reliability issue - Move C98 to C249	De-pop C98 & pop C249



QUANTA  
COMPUTER

Title EMI & Screw hole		
Size	Document Number C & G UMA	Rev 2A
Date:	Wednesday, March 07, 2007	Sheet 51 of 51